U.S. **UTILITY** Patent Application

O.I.P.E.

PATENT DATE

FA

CONT/PRIOR APPLICATION NO. CLASS SUBCLASS ART UNIT **EXAMINER** Chung 7.13 798 09/919372 D -2182 2133

Vadim Gutnik Anantha Chandrakasan

Clock distribution circuits and methods of operating same that use multiple clock circuits connected by phase detector circuits to generate and synchronize local clock signals

 				<u> </u>				
	ISSUING CLASSIFICATION							
ORIGINAL	CROSS REFERENCE(S)							
CLASS SUBCLASS	CLASS SUBCLASS (ONE SUBCLASS PER BLOC					LOCK)	CK)	
						., .		
INTERNATIONAL CLASSIFICATION	1. 1.					1. 100		
	., <u>/</u> :		,			200	£ - 3 - 5085	
A Company of the Company	1. 1. 1.					4 4 V.Y.		
Walan A. F. Y. Waling Co.		4 / -			3 1/X		1.2.4%	
TO A STATE OF THE STATE OF				40 std/11	2. 18	SE A.	1.346.2	
引擎多複響的筆文的。[4]表	SEA SEA		, 355 <u>[</u>	Continued	n Issue Silp	inside File Ja	cket/_	

TERMINAL	DRAWINGS	CLAIMS ALLOWED			
DISCLAIMER	Sheets Drwg. Figs. Drwg. Print Fig.	Total Claims Print Claim for O.G.			
The term of this patent subsequent to (date) has been disclaimed.	f (Assistent Examiner) (Date)	NOTICE OF ALLOWANCE MAILED			
The term of this patent shall not extend beyond the expiration date of U.S Patent. No.		ISSUE FEE			
	(Primary Examiner) (Date)	Amount Due Date Paid			
The terminalmonths of this patent have been disclaimed.	(Legal Instruments Examiner) (Date)	ISSUE BATCH NUMBER			

FILED WITH: DISK (CRF) FICHE CD-ROM